ADC DAC 2 MSPS Implementation
May 12, 2009
Implemented ADC DAC 2 MSPS on Virtex II Pro FPGA. This is a 10 times higher in sampling rate compare to the previous post ADC DAC. The sampling rate is 2 MSPS and can go up to 4 MSPS.
So by using System Generator and a verilog blackbox I implemented an FIR high-pass filter and the result is very clean. high_pass_filter_scope_captures
Filed under: Analog Design,Digital Design,Hardware,Project,School
Leave a Comment
XHTML: You can use these tags: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>
TrackBack URL | RSS feed for comments on this post.